Abstract—Component based software development (CBD) reduces development time and effort by allowing systems to be built from pre-developed reusable components. A classical approach to reduce embedded systems design and run-time complexity is to partition the behavior into a set of major system modes. In supporting system modes in CBD, a key issue is seamless composition of multi-mode components into systems.

In addressing this issue, we have developed a mode switch logic and algorithm for component-based multi-mode systems. In this paper we introduce timing analysis for our composable mode switch.

Index Terms—component-based, mode switch, timing analysis

I. INTRODUCTION

Partitioning system behaviors into different operational modes is a frequently used approach to reduce complexity of system design and verification, as well as to increase efficiency in system execution. Typically, for each mode a different set of subsystems are executing.

We have developed a mode switch approach for component-based software [1], in which we consider component-based systems built by hierarchically organized components. If multiple modes are supported, some components may reconfigure themselves during mode switch in order to provide different functionalities. Figure 1 illustrates the component hierarchy of a simple multi-mode system (used throughout this paper). The system supports two operational modes: \( M_1 \) and \( M_2 \). At top level, the system consists of components \( a \) and \( b \). Component \( a \) consists of components \( c, d \) and \( e \). However, Component \( d \) is deactivated (not in use) in mode \( M_2 \). Similarly, Component \( b \) has two subcomponents: \( f \) and \( g \) (\( g \) is deactivated in \( M_1 \)). As \( a \) and \( b \) both have subcomponents, we call them composite components, and we call components that cannot be further decomposed (e.g., \( c \) and \( d \)) primitive components.

Fig. 1. Component hierarchy in different modes

Related research, includes mode switch protocols [2] and schedulability analysis during mode switch [3], as well as exploration of mode switch problems in CBD by various frameworks, including COMDES-II [4] and MyCCM-HI [5]. However, none of them comes up with a general mode switch logic (MSL) guiding the reconfiguration of hierarchically composed components. In this paper, we provide an overview of our MSL for multi-mode systems, explaining how the component reconfiguration is implemented. The contribution of this paper is that we introduce a timing analysis for mode switch in a component-based system using our MSL.

II. THE MODE SWITCH MECHANISM

To be compatible with our MSL, a component must be equipped with explicit interfaces related to mode switching and it must internally integrate certain rules to control its own mode switch process.

Figure 2 illustrates multi-mode primitive and composite components. Each component has one or more input and output ports, including a dedicated port \( p_{MS} \) for sending/receiving Mode Switch Requests (MSRs) and other mode switch related messages. The configuration of a primitive component consists of its running status (activated or deactivated) and mode-specific behavior/code. The configuration of a composite component consists of its running status, activated subcomponents, connections in use between ports of its subcomponents and connections in use between its own ports and the ports of its subcomponents.

As an illustration, Figure 3 extends the example in Figure 1 with component connections. The sample system gets data from the input, processes data and generates output. The flow of data is indicated by arrows.

The mode switch must be performed such that severe problems and anomalies (e.g. mode or data inconsistency and mode switch failure) are avoided. Our MSL is designed to eliminate these potential problems.

We will in this paper make the following simplifying assumptions (which we intend to weaken in our future work):
The execution of primitive components can be aborted at any time (to allow immediate response to a MSR).

All components support the same modes (to avoid the need for a mode mapping mechanism).

Components that cannot proceed with the mode switch due to a dependency rule are temporarily blocked until the corresponding condition is satisfied. Here “blocked” means that a component is waiting for a message from other components.

Algorithm 1 and 2 describe the mode switch processes of primitive and composite components respectively, implementing the MSR propagation mechanism and dependency rules. Regarding these two algorithms, a few points should be mentioned:

- MSR is the mode switch request signal, carrying the identity of the new mode and the sending component.
- parentOK is a signal from a composite component used to tell its subcomponents that its reconfiguration is completed. It may include a request for a response upon mode switch completion.
- ms_done is used to signal completion of mode switch and the ms_done transmission is based on the dependency rules.
- Reconfiguration means that a component changes its configuration in the current mode to the configuration in the new mode.

Details of the algorithms can be found in [1].

**Algorithm 1**  
**PrimitiveComponent.mode_switch**

```
loop
  Wait for MSR;
  Reconfiguration;
  Wait for parentOK;
  ms_done transmission;
  Execute in the new mode;
end loop
```

**Algorithm 2**  
**CompositeComponent.mode_switch**

```
loop
  Wait for MSR;
  MSR propagation;
  Reconfiguration;
  Broadcast parentOK;
  Wait for parentOK if not top level;
  ms_done transmission;
end loop
```

**III. MODE SWITCH TIMING ANALYSIS**

For real-time embedded systems supporting multiple modes, not only is the correctness of the mode switch important, but also the time it takes for the system to complete a mode switch. We have successfully verified the correctness of our MSL using the UPPAAL model checker [6]. Here we will provide an analytical model for the mode switch timing analysis of component-based multi-mode real-time systems.

We will analyze the global mode switch time, i.e., the time from initial triggering of the mode switch to system-wide completion of the mode switch. We divide the global mode switch into three phases:
A. MSR propagation
B. Component reconfiguration
C. Mode switch completion

The MSR propagation starts when the triggering source initiate the mode switch and ends when all components have received the MSR. Due to the MSR propagation delay, the reconfiguration starting times of different components may be different. The reconfiguration phase ends when all components have completed their reconfigurations. The reconfiguration completion times (RCTs) can be calculated for each component and end of reconfiguration will then simply be the largest such time. Mode switch completion starts from the completion of component reconfiguration and ends when the top component receives an ms_done message, which is a confirmation that all components are executing in the new mode.

A. The timing analysis in the MSR propagation phase

Let DL_i denote the depth level of Component i in the component hierarchy (cf. Figure 1) defined such that it is 0 for the top level component and j + 1 for the children of a component with depth j.

The MSR propagation time is based on the number of transmitted MSR messages. In calculating the MSR propagation time we use the following notation: components x, y, and z are the triggering source, the target component, and the closest common ancestor of x and y, respectively.

In propagating the MSR from x to y the MSR is first propagated upwards in the component hierarchy to z and then downwards from z to y. Assuming a fixed transmission time t_MSR for all MSR messages, the total propagation time t_MS is calculated by the following equation:

\[ t_MS = t_MSR \times (DL_x - DL_z + DL_y - DL_z) \]

B. The timing analysis in the component reconfiguration phase

In the component reconfiguration phase, different components reconfigure themselves in parallel. Due to the dependency rules in our MSL, some components which complete their reconfigurations earlier than other components may be blocked by the reconfiguration of other components. There are two blocking factors. One is the need to wait for the parentOK message from the parent, indicating that the component connections have been updated. The other is waiting on the ms_done message sent by a neighboring component or subcomponent. In essence, the timing analysis in the final phase boils down to calculating the number of transmitted ms_done messages. In the calculation we will use the recursive function Calculate(current_C, DL) described in Algorithm 3. It begins by counting the number of active output ports (nAOP(current_C)) of Component current_C, and then follows those active output ports (AOP(n)(current_C)) and finds the next component (by calling the GetNext function). Each active output port corresponds to one ms_done message transmission. The calculation terminates when the current component is requested to send a response back to the parent, i.e. last(current_C) = true. (We assume that only one component is asked to send back this response and this component blocks no other components at the same depth level). Function Calculate(current_C, DL) finally returns the total number of transmitted ms_done messages at depth level DL in the final phase.

To calculate the total ms_done transmission time t_total in the final phase at all related depth levels we use the integer array n[1..DL_w + 1] to store the number of message at each depth level. The calculations are realized by Algorithm 4, where the following additional notations are used: first_C(DL) denotes the component with no ingoing components at Depth Level DL and (by the forward dependency rule) this component will not be blocked by other components at the same depth level (the case with multiple such components is not considered in this paper); t is the time spent transmitting one ms_done message; n_total is the total number of ms_done messages transmitted in the final phase; and w(i) denotes the ancestors of w at depth i (or also w itself when w = w(i) as a special case).

Please note that if a system has more than one potential mode switch triggering source, the timing analysis must be
Algorithm 3 Calculate\((c_{current}, DL)\)

\[
\begin{align*}
\text{if } & \text{last}(c_{current}) \text{ then} \\
& n[DL] + = 1; \\
\text{else} & \\
& \text{for } i = n_{AOP}(c_{current}) \text{ downto } 1 \text{ do} \\
& \quad \text{next} = \text{getNext}(AOP(i)(c_{current})); \\
& \quad n[DL] + = \text{Calculate}(\text{next}, DL); \\
& \text{end for} \\
\text{end if} \\
\text{return } n[DL];
\end{align*}
\]

Algorithm 4 ms\(_{\text{done}}\) transmission time calculation

\[
\begin{align*}
\text{if } & \text{Type}(w(DL_w)) = \text{composite} \text{ then} \\
& n[DL_w + 1] = \text{Calculate}(\text{first}_{\text{C}}(DL_w + 1), DL_w + 1); \\
\text{end if} \\
& \text{for } i \text{ from } DL_w \text{ downto } 1 \text{ do} \\
& \quad n[i] = \text{Calculate}(w(i), i); \\
& \text{end for} \\
& n_{\text{total}} = \sum_{i=1}^{DL_w + 1} n[i]; \\
& t_{\text{total}} = t \ast n_{\text{total}};
\end{align*}
\]

repeated for all triggering sources, since the mode switch times will probably be different.

Figure 4 presents the mode switch from \(M_1\) to \(M_2\) of the example introduced in Figure 1. Component reconfiguration time is marked on the bars. The message transmission for MSR, parentOK and ms\(_{\text{done}}\) are all assumed to be 0.3 time units. Component \(b\) has the largest RCT (8.9) and the mode switch time from triggering to system-wide completion is 10.1.

**IV. DISCUSSION AND FUTURE WORK**

We have presented a Mode Switch Logic (MSL) for component-based systems with multiple operational modes, for which we introduced an analysis to calculate the time to perform a global mode switch.

There are several important issues that we intend to address in our continued work. We intend to lift the restrictions in the considered setup with the aim to provide a MSL and timing analysis that is fully applicable in a real industrial setting. For instance, it is unrealistic to assume that a primitive component can terminate its execution at any time due to mode switch. Lifting this assumption may increase mode switch latency and must thus be analyzed. Also, in the final phase of the global mode switch, our timing analysis assumes the forward dependency rule, which could be rather inefficient in some situations by requiring blocking of a large number of components. Other dependency rules should be explored so that the one that minimizes the global mode switch time can be selected. In addition, we are currently focusing on pipes-and-filters systems, but intend to look into mode switch in other types of systems. Finally, we intend to analyze the time complexity and scalability of our algorithms.

**ACKNOWLEDGMENT**

This work is supported by the Swedish Research Council.

**REFERENCES**


